

CLAIMS

What is claimed is:

1. An oscillation synthesizer comprises:

5 phase and frequency detector operably coupled to generate a charge up signal when phase of a reference oscillation leads phase of a feedback oscillation or when frequency of the reference oscillation leads frequency of the feedback oscillation, to generate a charge down signal when the phase of the reference oscillation lags the phase of the feedback oscillation or when the frequency of the reference oscillation lags the frequency of the
10 feedback oscillation;

charge pump operably coupled to produce a positive current in response to the charge up signal and to produce a negative current in response to the charge down signal;

15 loop filter operably coupled to generate a control voltage based on the positive current and negative current;

voltage controlled oscillator operably coupled to generate an output oscillation based on the control voltage; and

20 divider module operably coupled to produce the feedback oscillation from the output oscillation based on a divider value, wherein the divider module includes:

25 plurality of flip-flops interoperably coupled to produce the divider value based on a control signal; and

logic circuit operably coupled to produce the control signal based on divider select signals, wherein each of the plurality of flip-flops includes:

30 first differential latch module operably coupled to produce a differential latched signal based on a differential flip-flop input signal; and

second differential latch module operably coupled to produce a differential flip-flop output based on the differential latched signal, wherein the first and second differential latch modules each includes:

5

sample transistor section operably coupled to sample, when coupled to a supply voltage, a differential input signal to produce a sampled differential input signal;

10

hold transistor section operably coupled to latch, when coupled to the supply voltage, the sampled differential input signal thereby producing a latched differential signal;

15

first gating circuit operable to couple the sample transistor section to the supply voltage in accordance with a first clocking logic operation and a second clocking logic operation, wherein the first clocking logic operation is based on a negative leg and a positive leg of a differential clock signal, and wherein the second clocking logic operation is based on the negative leg and the positive leg of the differential clock signal; and

20

25

second gating circuit operable to couple the hold transistor section to the supply voltage in accordance with a third clocking logic operation and a fourth clocking logic operation, wherein the third clocking logic operation is based on the negative leg and the positive leg of the differential clock signal, and wherein the fourth clocking logic operation is based on the negative leg and the positive leg of the differential clock signal.

30

2. The oscillation synthesizer of claim 1, wherein the first gating circuit further comprises:

first enable transistor operable to couple the sample transistor section to a first potential of the supply voltage based on the positive leg of the differential clock signal;

- 5 second enable transistor operable to couple the sample transistor section to a second potential of the supply voltage based on the negative leg of the differential clock signal;

first clock skew correction module operably coupled in parallel with the first enable transistor, wherein the first clock skew correction module couples the sample transistor
10 section to the first potential based on a first logic function of the positive and negative legs of the differential clock signal; and

second clock skew correction module operably coupled in parallel with the second enable transistor, wherein the second clock skew correction module couples the sample
15 transistor section to the second potential based on a second logic function of the positive and negative legs of the differential clock signal.

3. The oscillation synthesizer of claim 2, wherein the first clock skew correction module further comprises:

20

a P-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the first potential, the drain is coupled to the sample transistor section, and the gate is coupled to receive a first clock skew correction signal; and

- 25 NAND gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

4. The oscillation synthesizer of claim 2, wherein the second clock skew correction module further comprises:

30

an N-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the second potential, the drain is coupled to the sample transistor section, and the gate is coupled to receive a second clock skew correction signal; and

- 5 NOR gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

5. The oscillation synthesizer of claim 1, wherein the second gating circuit further comprises:

10

first enable transistor operable to couple the hold transistor section to a first potential of the supply voltage based on the negative leg of the differential clock signal;

15

second enable transistor operable to couple the hold transistor section to a second potential of the supply voltage based on the positive leg of the differential clock signal;

20

first clock skew correction module operably coupled in series with the first enable transistor, wherein the first clock skew correction module couples the hold transistor section to the first potential based on a second logic function of the positive and negative legs of the differential clock signal; and

25

second clock skew correction module operably coupled in series with the second enable transistor, wherein the second clock skew correction module couples the hold transistor section to the second potential based on a first logic function of the positive and negative legs of the differential clock signal.

6. The oscillation synthesizer of claim 5, wherein the first clock skew correction module further comprises:

a P-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section, and the gate is coupled to receive a first clock skew correction signal; and

- 5 NOR gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

7. The oscillation synthesizer of claim 5, wherein the second clock skew correction module further comprises:

10

an N-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section and the gate is coupled to receive a second clock skew correction signal; and

- 15 NAND gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

8. The oscillation synthesizer of claim 1, wherein the first gating circuit further comprises:

20

first enable transistor operable to couple the sample transistor section to a first potential of the supply voltage based on the positive leg of the differential clock signal;

- 25 second enable transistor operable to couple the sample transistor section to a second potential of the supply voltage based on the negative leg of the differential clock signal;

first clock skew correction module operably coupled in series with the first enable transistor, wherein the first clock skew correction module couples the sample transistor section to the first potential based on a second logic function of the positive and negative
30 legs of the differential clock signal; and

second clock skew correction module operably coupled in series with the second enable transistor, wherein the second clock skew correction module couples the sample transistor section to the second potential based on a first logic function of the positive and negative legs of the differential clock signal.

5

9. The oscillation synthesizer of claim 8, wherein the first clock skew correction module further comprises:

10 a P-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section, and the gate is coupled to receive a first clock skew correction signal; and

NOR gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

15

10. The oscillation synthesizer of claim 8, wherein the second clock skew correction module further comprises:

20 an N-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section and the gate is coupled to receive a second clock skew correction signal; and

NAND gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

25

11. The oscillation synthesizer of claim 1, wherein the second gating circuit further comprises:

30 first enable transistor operable to couple the hold transistor section to a first potential of the supply voltage based on the negative leg of the differential clock signal;

second enable transistor operable to couple the hold transistor section to a second potential of the supply voltage based on the positive leg of the differential clock signal;

5 first clock skew correction module operably coupled in parallel with the first enable transistor, wherein the first clock skew correction module couples the hold transistor section to the first potential based on a first logic function of the positive and negative legs of the differential clock signal; and

10 second clock skew correction module operably coupled in parallel with the second enable transistor, wherein the second clock skew correction module couples the hold transistor section to the second potential based on a second logic function of the positive and negative legs of the differential clock signal.

12. The oscillation synthesizer of claim 11, wherein the first clock skew correction
15 module further comprises:

a P-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the first potential, the drain is coupled to the hold transistor section, and the gate is coupled to receive a first clock skew correction signal; and

20 NAND gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

13. The oscillation synthesizer of claim 11, wherein the second clock skew correction
25 module further comprises:

an N-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the second potential, the drain is coupled to the hold transistor section, and the gate is coupled to receive a second clock skew correction signal; and

30

NOR gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

14. An integrated circuit radio comprises:

a transmitter section operably coupled to convert outbound data into outbound radio frequency (RF) signals based on a transmitter local oscillation;

5

a receiver section operably coupled to convert inbound RF signals into inbound data based on a receiver local oscillation;

10 local oscillation module operably coupled to produce the transmitter and receiver local oscillations, wherein the local oscillation module includes:

15 phase and frequency detector operably coupled to generate a charge up signal when phase of a reference oscillation leads phase of a feedback oscillation or when frequency of the reference oscillation leads frequency of the feedback oscillation, to generate a charge down signal when the phase of the reference oscillation lags the phase of the feedback oscillation or when the frequency of the reference oscillation lags the frequency of the feedback oscillation;

20 charge pump operably coupled to produce a positive current in response to the charge up signal and to produce a negative current in response to the charge down signal;

25 loop filter operably coupled to generate a control voltage based on the positive current and negative current;

voltage controlled oscillator operably coupled to generate an output oscillation based on the control voltage, wherein the transmitter and receiver local oscillations are based on the output oscillation; and

30 divider module operably coupled to produce the feedback oscillation from the output oscillation based on a divider value, wherein the divider module includes:

plurality of flip-flops interoperably coupled to produce the divider value based on a control signal; and

5 logic circuit operably coupled to produce the control signal based on divider select signals, wherein each of the plurality of flip-flops includes:

10 first differential latch module operably coupled to produce a differential latched signal based on a differential flip-flop input signal; and

15 second differential latch module operably coupled to produce a differential flip-flop output based on the differential latched signal, wherein the first and second differential latch modules each includes:

20 sample transistor section operably coupled to sample, when coupled to a supply voltage, a differential input signal to produce a sampled differential input signal;

hold transistor section operably coupled to latch, when coupled to the supply voltage, the sampled differential input signal thereby producing a latched differential signal;

25 first gating circuit operable to couple the sample transistor section to the supply voltage in accordance with a first clocking logic operation and a second clocking logic operation, wherein the first clocking logic operation is based on a negative leg and a positive leg of a differential
30 clock signal, and wherein the second clocking logic

operation is based on the negative leg and the positive leg of the differential clock signal; and

second gating circuit operable to couple the hold transistor section to the supply voltage in accordance with a third clocking logic operation and a fourth clocking logic operation, wherein the third clocking logic operation is based on the negative leg and the positive leg of the differential clock signal, and wherein the fourth clocking logic operation is based on the negative leg and the positive leg of the differential clock signal.

15. The integrated circuit radio of claim 14, wherein the first gating circuit further comprises:

first enable transistor operable to couple the sample transistor section to a first potential of the supply voltage based on the positive leg of the differential clock signal;

second enable transistor operable to couple the sample transistor section to a second potential of the supply voltage based on the negative leg of the differential clock signal;

first clock skew correction module operably coupled in parallel with the first enable transistor, wherein the first clock skew correction module couples the sample transistor section to the first potential based on a first logic function of the positive and negative legs of the differential clock signal; and

second clock skew correction module operably coupled in parallel with the second enable transistor, wherein the second clock skew correction module couples the sample transistor section to the second potential based on a second logic function of the positive and negative legs of the differential clock signal.

16. The integrated circuit radio of claim 15, wherein the first clock skew correction module further comprises:

5 a P-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the first potential, the drain is coupled to the sample transistor section, and the gate is coupled to receive a first clock skew correction signal; and

NAND gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

10

17. The integrated circuit radio of claim 15, wherein the second clock skew correction module further comprises:

15 an N-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the second potential, the drain is coupled to the sample transistor section, and the gate is coupled to receive a second clock skew correction signal; and

NOR gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

20

18. The integrated circuit radio of claim 14, wherein the second gating circuit further comprises:

25 first enable transistor operable to couple the hold transistor section to a first potential of the supply voltage based on the negative leg of the differential clock signal;

second enable transistor operable to couple the hold transistor section to a second potential of the supply voltage based on the positive leg of the differential clock signal;

30 first clock skew correction module operably coupled in series with the first enable transistor, wherein the first clock skew correction module couples the hold transistor

section to the first potential based on a second logic function of the positive and negative legs of the differential clock signal; and

5 second clock skew correction module operably coupled in series with the second enable transistor, wherein the second clock skew correction module couples the hold transistor section to the second potential based on a first logic function of the positive and negative legs of the differential clock signal.

10 19. The integrated circuit radio of claim 18, wherein the first clock skew correction module further comprises:

a P-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section, and the gate is coupled to receive a first clock skew correction signal; and

15 NOR gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

20 20. The integrated circuit radio of claim 18, wherein the second clock skew correction module further comprises:

an N-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section and the gate is coupled to receive a second clock skew correction signal; and

25 NAND gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

30 21. The integrated circuit radio of claim 14, wherein the first gating circuit further comprises:

first enable transistor operable to couple the sample transistor section to a first potential of the supply voltage based on the positive leg of the differential clock signal;

5 second enable transistor operable to couple the sample transistor section to a second potential of the supply voltage based on the negative leg of the differential clock signal;

first clock skew correction module operably coupled in series with the first enable transistor, wherein the first clock skew correction module couples the sample transistor section to the first potential based on a second logic function of the positive and negative
10 legs of the differential clock signal; and

second clock skew correction module operably coupled in series with the second enable transistor, wherein the second clock skew correction module couples the sample transistor section to the second potential based on a first logic function of the positive and
15 negative legs of the differential clock signal.

22. The integrated circuit radio of claim 21, wherein the first clock skew correction module further comprises:

20 a P-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section, and the gate is coupled to receive a first clock skew correction signal; and

NOR gate operably coupled to produce the first clock skew correction signal based on the
25 negative and positive legs of the differential clock signal.

23. The integrated circuit radio of claim 21, wherein the second clock skew correction module further comprises:

an N-channel transistor having a gate, a drain, and a source, wherein the drain is coupled to the hold transistor section and the gate is coupled to receive a second clock skew correction signal; and

- 5 NAND gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.

24. The integrated circuit radio of claim 14, wherein the second gating circuit further comprises:

10

first enable transistor operable to couple the hold transistor section to a first potential of the supply voltage based on the negative leg of the differential clock signal;

15 second enable transistor operable to couple the hold transistor section to a second potential of the supply voltage based on the positive leg of the differential clock signal;

20 first clock skew correction module operably coupled in parallel with the first enable transistor, wherein the first clock skew correction module couples the hold transistor section to the first potential based on a first logic function of the positive and negative legs of the differential clock signal; and

25 second clock skew correction module operably coupled in parallel with the second enable transistor, wherein the second clock skew correction module couples the hold transistor section to the second potential based on a second logic function of the positive and negative legs of the differential clock signal.

25. The integrated circuit radio of claim 24, wherein the first clock skew correction module further comprises:

a P-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the first potential, the drain is coupled to the hold transistor section, and the gate is coupled to receive a first clock skew correction signal; and

- 5 NAND gate operably coupled to produce the first clock skew correction signal based on the negative and positive legs of the differential clock signal.

26. The integrated circuit radio of claim 24, wherein the second clock skew correction module further comprises:

10

an N-channel transistor having a gate, a drain, and a source, wherein the source is coupled to the second potential, the drain is coupled to the hold transistor section, and the gate is coupled to receive a second clock skew correction signal; and

- 15 NOR gate operably coupled to produce the second clock skew correction signal based on the negative and positive legs of the differential clock signal.